Research-Based Assessment

CSE340 - Computer Architecture

Student Name:

In the research-based assessment, you will explore a real-world problem using the concepts learned from CSE340. You will work in groups of 3–4 students and present your findings in a 10–15 minute video. Each group will choose a problem from the list below or propose their own (with instructor approval). You will research existing solutions, brainstorm your findings in a short written report, and present your findings. **Due date: Week 15, Friday (video and report) during class.**

Team Problems

Problem Number: **[ ]** **[ ]** **[ ]** **[ ]** **[ ]**

Deadline:

Each group will choose a problem number 1 week from the date of the declaration.

Proposed Solutions

Each group will research and explore challenges in one node. You may refer to textbooks, articles, or YouTube videos for inspiration, but make sure to cite your sources properly.

Report Structure

Your report should follow the structured format:

- **Introduction (1 – 2 sentences)**
  - Briefly introduce the problem and why it matters in real-world terms.
  - Explain why this system is relevant to computer architecture.
  - Mention the key challenges your group will address.
- **Background / Related Work (1 – 2 paragraphs)**
  - Summarize existing solutions to the problem.
  - Mention the trend and how architectures used to be created.
  - Identify gaps or limitations in current approaches.
- **Methodology / System Design**
  - Describe the architectural components or techniques based on your node.
  - Include a diagram or table to explain the system architecture or data flow.
  - Justify your design choices.
  - Explain how you plan to measure performance, energy use, or cost (if applicable).
- **Evaluation**
  - Evaluate the impact of your proposal.
  - Discuss trade-offs and limitations.
  - Provide some sort of data or reasoning to back up your claims.
  - Compare your solution to existing ones (if possible).
- **Conclusion**
  - Summarize the key findings and their significance.
  - Discuss potential future improvements or extensions of your work.
  - Reflect on what you learned from the research process.
- **References**
  - List all articles, technical specs, videos/papers, or datasheets used.

Question 1: Investigating Memory Hierarchy in Mobile and Gaming Devices

Modern smartphones and gaming consoles utilize sequences and architectures despite tight power and thermal constraints. Investigate how memory hierarchy is designed in these devices and how it impacts performance.

Choose a real-world platform – such as the **Apple M1 SoC**, **Snapdragon 8 Gen 2**, or **PlayStation 5** – and explore how its memory subsystem is structured. Focus on cache levels, memory bandwidth, and how these components are optimized for mobile or gaming workloads.

For example, the Apple M1 integrates 128GB LPDDR4X unified memory with up to 68GB/s of bandwidth, shared between CPU, GPU, and Neural Engine. This unified memory architecture reduces latency and power consumption by eliminating the need for separate memory pools. The M1 also features a 12MB L2 cache shared among the performance cores and a 4MB cache for the efficiency cores, with a 16MB system-level cache (SLC) for GPU and other components.

Your node should:

- Describe the memory hierarchy of your selected device: registers, cache levels (with sizes and associativity if available), DRAM, and storage.
- Explain how memory is shared between CPU and GPU components – for example, through unified memory, dedicated memory, or a hybrid approach.
- Discuss how memory bandwidth is allocated and managed (e.g., using QoS mechanisms, DVFS, or priority queues).
- Consider whether the CPU and GPU share resources and how cache coherence is maintained between them.
- Explain how the memory system is optimized for mobile or gaming workloads (e.g., prefetching, compression, or specialized caches).
- Identify challenges, such as thermal throttling or memory contention, and how they are addressed.

Suggested Readings:

- Anandtech – Apple M1 Deep Dive – Memory Subsystem
- Qualcomm Snapdragon 8 Gen 2 Technical Overview
- Understanding the PS5's SSD – https://www.eurogamer.net/

Question 2: Designing a Tuned Memory System for Cloud Applications

Cloud applications have diverse memory requirements, from in-memory databases to web servers. Investigate how memory systems can be tuned for specific cloud workloads, and explore the trade-offs involved.

Choose a real-world cloud application – such as **Redis**, **Apache Cassandra**, or **TensorFlow** – and explore how its memory subsystem is structured. Focus on cache levels, memory bandwidth, and how these components are optimized for cloud workloads.

For example, Redis is an in-memory data store that can be used as a database, cache, or message broker. It supports various data structures such as strings, hashes, lists, sets, and sorted sets. Redis can be configured to use different memory allocation strategies, such as jemalloc or tcmalloc, and can also be tuned for specific workloads by adjusting parameters like maxmemory and maxmemory-policy.

Your node should:

- Describe the memory hierarchy of your selected application: registers, cache levels (with sizes and associativity if available), DRAM, and storage.
- Explain how memory is shared between CPU and GPU components – for example, through unified memory, dedicated memory, or a hybrid approach.
- Discuss how memory bandwidth is allocated and managed (e.g., using QoS mechanisms, DVFS, or priority queues).
- Consider whether the CPU and GPU share resources and how cache coherence is maintained between them.
- Explain how the memory system is optimized for cloud workloads (e.g., prefetching, compression, or specialized caches).
- Identify challenges, such as thermal throttling or memory contention, and how they are addressed.

Suggested Readings:

- Redis Documentation – Memory Optimization
- Apache Cassandra – Memory and Storage
- Understanding the PS5's SSD – https://www.eurogamer.net/

Question 3: Optimizing Cache Usage in Scientific and Machine Learning Workloads

Scientific computing and machine learning applications (e.g., matrix multiplications, stencil computations, deep learning inference) can be memory-bound if cache usage is inefficient. Your task is to study how cache-aware and cache-oblivious algorithms can improve performance.

Choose a computational kernel (e.g., matrix multiplication, convolution, FFT) and:

- Implement a naive version and a cache-optimized version (e.g., using loop tiling, blocking, or recursive decomposition).
- Measure cache hits/misses using tools like perf, Cachegrind, or hardware performance counters.
- Compare execution time and memory bandwidth usage for different cache sizes.

Your node should:

- Explain why cache-friendly access patterns can be critical (e.g., large working sets, limited memory bandwidth).
- Describe at least two techniques to improve cache usage:
  - Loop tiling (cache blocking)
  - Cache-oblivious recursive algorithms
  - Data layout transformations (e.g., structure of arrays vs. array of structures)
  - Prefetching strategies (hardware vs. software)
- Analyze how cache hierarchy affects performance (L1, L2, L3, DRAM).
- Discuss trade-offs between cache-aware and cache-oblivious approaches (e.g., tuning effort, portability).

Suggested Readings:

- Cache-Oblivious Algorithms and Data Structures – Erik Demaine
- Optimizing Matrix Multiplication – Goto & Van de Geijn
- Roofline: An Insightful Visual Performance Model – Williams et al.

Question 4: Memory-Aware Architecture for Low-Power Edge AI Devices

Edge computing applications in real healthcare, agriculture, or industrial systems require AI-accelerated inference under strict power and memory constraints. Your task is to design a memory-aware architecture that minimizes energy consumption while maintaining real-time performance for a specific edge AI application.

Imagine you're tasked with designing a **memory-efficient architecture** for such an edge AI device. As an example, a wildlife tracker, a smart irrigation controller, or a portable ultrasound scanner. Your node should focus on how memory is organized, accessed, and optimized to support AI workloads.

Your node should:

- **Analyze the memory hierarchy constraints** of your target platform, e.g., 64–128 KB SRAM, 1–2 MB Flash, no external DRAM.
- **Propose an architecture for the memory hierarchy** including:
  - On-chip memory (SRAM) for activations
  - Non-volatile memory (Flash/MRAM) for model storage
  - Minimized **off-chip memory access** (e.g., no DRAM)
- Explain **memory-aware model deployment** (e.g., quantization, pruning, activation reuse, or tiling strategies).
- Include **power-aware** implementation, e.g., inference must finish in <100 ms, power consumption must stay below 50 mW.
- Discuss **data flow optimizations** (e.g., how to reduce memory reads/writes during convolution or matrix operations).
- Propose **memory-aware scheduling** (e.g., when to load/store data, how to overlap computation and memory access).

Suggested Readings:

- Pantazi & Shamsoshoara – Computer Organization and Design RISC-V Edition Chapter 1 (page 27) – Embedded Systems Real-Time Clouds
- https://www.arm.com/products/silicon-ip-cpu/cortex-m/cortex-m4

Question 5: Designing a Neuro-Adaptive Cache for Brain-Computer Interfaces

Brain-computer interfaces (BCIs) process real-time neural signals, which can be noisy and unpredictable. Traditional memory systems may not be optimized for such workloads. Your task is to design a cache system that can adapt to neural signal patterns, improving efficiency and reducing latency.

Choose a real-world BCI application, such as a prosthetic limb controller or a neurofeedback system. Your node is to research how neural signals are processed and how memory access patterns change based on brain activity.

Your node should:

- Explain how neural signals (e.g., EEG, ECoG) affect memory access patterns.
- Propose a cache architecture that adapts to neural signal changes, such as:
  - Dynamic cache resizing (e.g., expanding during high activity)
  - Prefetching based on predicted neural patterns
  - Selective caching of most frequently accessed neural features
- Discuss trade-offs in power, latency, and accuracy when implementing your design.
- Consider how to handle noisy or missing neural data without corrupting cache performance.

Suggested Readings:

- Pantazi & Shamsoshoara – Computer Organization and Design RISC-V Edition Chapter 5 (page 401) – Real-Time Clouds
- Real-Time Neural Signal Processing – Nicolelis et al.
- Adaptive Cache Management for Energy-Efficient GPU Computing – Jia et al.

Question 6: Exploring Parallel Hardware Architectures in Cloud Data Centers

Cloud data centers host thousands of applications, from web servers to AI workloads. Choose a real-world application and explore how its parallelism is supported by hardware.

Your node should:

- Choose a real cloud service (e.g., Google Cloud, AWS, Microsoft Azure)
- Identify the parallel hardware used:
  - CPUs (multi-core, SMT)
  - GPUs (CUDA cores, Tensor Cores)
  - Custom chips (e.g., TPUs, FPGAs, DPUs)
- Explain how parallelism is exploited:
  - Thread-level parallelism (TLP)
  - Data-level parallelism (DLP)
  - Instruction-level parallelism (ILP)
- Discuss challenges:
  - Memory bandwidth bottlenecks
  - Power and thermal constraints
  - Programmability (e.g., CUDA, distributed, or low-level ops)

Suggested Readings:

- Pantazi & Shamsoshoara – Computer Organization and Design RISC-V Edition Chapter 6 (page 457) – Warehouse-Scale Computers
- Google Cloud TPU Documentation
- AWS Graviton Processor Technical Guide

Question 7: Parallel Reference Engine for Autonomous Drones Debate

Autonomous drones must process sensor data in real time to navigate safely. Choose a real-world drone application and explore how parallel hardware is used to meet strict latency and power requirements.

Your node should:

- Choose a real drone platform (e.g., DJI Mavic 3, Skydio 2, Amazon Prime Air)
- Identify the parallel hardware used:
  - GPU (NVIDIA Jetson, Qualcomm Adreno)
  - Vision processing units (VPUs) (Intel Movidius, Google Coral)
  - FPGAs (Xilinx Zynq, Intel Cyclone)
- Explain how parallelism is exploited:
  - Computer vision tasks (e.g., object detection, SLAM)
  - Sensor fusion (e.g., IMU, GPS, LiDAR, camera)
  - Real-time control loops (e.g., PID, MPC)
- Discuss challenges:
  - Power consumption (battery life)
  - Thermal constraints (heat dissipation)
  - Real-time guarantees (e.g., deadline misses)

Suggested Readings:

- Pantazi & Shamsoshoara – Computer Organization and Design RISC-V Edition Chapter 7 (page 521) – Multiprocessors and Thread-Level Parallelism
- NVIDIA Jetson Orin Technical Brief
- Intel Movidius VPU Architecture Overview

Question 8: Improving Parallel Scalability in Web Server Architectures

Small and platform (generally used for local processors, schools, NASA) automatically take on multiple tasks simultaneously. Choose a real-world application and explore how its parallelism is supported by hardware.

Your task is to investigate how parallelism can improve performance in web web systems, focusing on scalability challenges and hardware-level optimizations.

Your node should:

- Choose a real open-source web (e.g., Apache, Nginx, Node.js, or Tomcat)
- Identify the parallel hardware used:
  - Multi-core CPUs (e.g., Intel Xeon, AMD EPYC)
  - Simultaneous multithreading (SMT) or hyper-threading
- Identify a scalability bottleneck (e.g., locking, queue contention, memory pool fragmentation)
- Explain how parallelism is exploited:
  - Thread-level parallelism (TLP) for concurrent connections
  - Data-level parallelism (DLP) for request handling
- Discuss challenges:
  - Lock contention and synchronization overhead
  - Cache coherence traffic between cores
  - Load balancing and fairness for server workloads

Suggested Readings:

- Pantazi & Shamsoshoara – Computer Organization and Design RISC-V Edition Chapter 8 (page 589) – Scalable Shared-Memory Multiprocessors
- Nginx's architecture: how it works, why it's fast, and how it compares to Apache
- Intel's Hyper-Threading Technology for Server Applications

Question 9: Scaling Parallel I/O in Cloud-Based File Sharing Applications

Web applications often support the upload and download, but performance degrades sharply under concurrent load. Choose a real-world application and explore how its parallelism is supported by hardware.

Your task is to analyze and improve the parallel I/O performance of a cloud file sharing application.

Your node should:

- Choose a real open-source parallel I/O architecture
  - Network-attached storage (NAS) with Samba or Ceph, multi-client NAS benchmark
  - Distributed parallel file system
  - Cloud-based storage gateway (object storage, e.g., Amazon S3, Google Cloud Storage)
- Identify a scalability bottleneck (e.g., metadata server overload, single-threaded request handling, network saturation)
- Explain how parallelism is exploited:
  - Concurrent client connections
  - Parallel file I/O striping, read/write operations
- Discuss challenges:
  - Metadata operations (e.g., file creation, deletion, directory listing)
  - Network congestion and latency
  - Load balancing and hotspots for access workloads

Suggested Readings:

- Pantazi & Shamsoshoara – Computer Organization and Design RISC-V Edition Chapter 9 (page 657) – Storage Systems
- Ceph: A Scalable, High-Performance Distributed File System – Weil et al.
- Amazon S3 Performance Optimization Guidelines

Question 10: Diagnosing and Redesigning Memory-Parallel Bottlenecks in Cloud Data Centers

Cloud data centers host thousands of applications, from web servers to AI workloads. Choose a real-world application and explore how its parallelism is supported by hardware.

Your task is to investigate the architecture of the system and propose improvements that resolve the bottleneck while maintaining or improving overall system performance.

Your node should:

- Identify your concurrent video data access (e.g., Google Search, Facebook, Netflix, Amazon, Microsoft Azure, Google Cloud, AWS, Alibaba Cloud, Oracle Cloud, IBM Cloud, Tencent Cloud, Huawei Cloud, Baidu Cloud, Kingsoft Cloud, Ucloud, Qingcloud, Aliyun,

- Performance & timeliness — Computer Organization and Design: RISC-V Edition [Chapter 1: Large and Fast: Exploiting Memory Hierarchy]
- Performance & timeliness — Computer Organization and Design: RISC-V Edition [Chapter 4: Parallel Processors from Cluster to Cloud]

Question 13: Choosing Between Competing Architectures for Community Wi-Fi Edge Nodes

A non-profit organization is rolling out community Wi-Fi hotspots in underserved regions. These edge nodes not only route internet traffic, but also cache local educational videos, perform basic intrusion detection, and run network activity for accountability. They must operate off-grid for 16 hours/day and are deployed in areas with unreliable solar power and no tech support.

Two processors are available:

- System A:
  - Dual-core RISC-V 1.2 GHz
  - 1 MiB L3 cache, 512 MiB DDR3
  - Local storage: 128 MiB NOR flash
  - Power: 2.5 W average
- System B:
  - Quad-core ARM Cortex-A53, 1.5 GHz
  - 2 MiB shared L2 cache, 2 GiB LPDDR4
  - 16 GiB eMMC
  - Power: 3.1 W average

Your task is to analyze and critically evaluate both designs for long-term deployment.

In your report:

- Which system is better suited for memory-constrained, multi-threaded workloads like caching + IDS? Discuss trade-offs in memory hierarchy, concurrency potential, and storage reliability.
- Would high average power affect either system under daily usage? Where could the cache be unefficient or RAM overused? Could flash wear or power budget become critical?
- Based on your analysis, which system would you recommend? Justify your strengths of both, or improvise on them, e.g., hard offloading, selective caching, staggered scheduling.
- Which design is more sustainable over 3 years in harsh environments (heat, dust, energy limits)? How does efficient architecture promote digital inclusion with minimal e-waste?

Expected Outcome:

- Evaluate real architectural trade-offs between memory, concurrency, and sustainability
- Propose design improvements based on workload and power constraints
- Quantitatively justify their preference
- Reflect on computing for social infrastructure and environmental resilience

Suggested Reading:

- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 1: Large and Fast: Exploiting Memory Hierarchy]
- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 4: Parallel Processors from Cluster to Cloud]

Question 14: Evaluating Diagnostic Edge Devices for Remote Clinics

A healthcare NGO is deploying portable diagnostic kits for use in off-grid clinics. These devices process basic blood chemistry panels and display results locally. Both platforms are designed to collect data from sensors, run ML models for abnormality detection, and store and sync results with hospital servers when a connection is available. Here are the two specs:

- Device A:
  - Dual-core ARM Cortex-A53, 1.8 GHz
  - 2MB shared L2 cache, 2 GiB LPDDR4 RAM
  - 128 GB SSD storage
  - 5W average power draw
- Device B:
  - Dual-core RISC-V 1.2 GHz
  - 2 MiB shared L2 cache, 512 MB LPDDR3 RAM
  - 64 GB NOR flash (no local storage beyond logs)
  - 1.8 W average power draw

Your task is to evaluate these two specs for deployment as rural diagnostic centers with limited electricity, no tech support, and data upload windows of just 30 minutes per day.

In your report:

- Which design better supports the concurrent tasks of sensor data collection, inference, and server syncing? Consider memory bandwidth, cache behavior, and storage I/O.
- What software stack or community scripts could prolonged offline operation? What are the trade-offs in model performance, log retention, and power resilience?
- Suggest a revised version that combines the strengths of both or improves on them. Could hardware inference or layering cache-efficient logging reduce energy stress?
- How might this device affect digital equity? Consider long-term maintenance constraints, component reuse, and local repairability. Reflect on how architectural design influences healthcare equity and technology access.

Expected Outcomes:

- Analyze design trade-offs in embedded edge diagnostics
- Propose efficient memory and scheduling techniques under power limits
- Critically assess hardware choices for real-world deployment
- Connect architecture to sustainable, inclusive healthcare delivery

Suggested Reading:

- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 1: Large and Fast: Exploiting Memory Hierarchy]
- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 4: Parallel Processors from Cluster to Cloud]

Question 15: Scaling the Architecture of a Village Weather Station Over Time

A small rural school initially deployed a simple weather station with a temperature sensor, humidity sensor, and a microcontroller logging data to an SD card once every hour. The original system used 8-bit microcontroller (16 MHz), 2KB SRAM, 32 KB flash, No cache, no OS, single-threaded loop. 100 mAh battery, 3.3V, 0.5 W power draw, 1 sensor.

After two years, the community asks for: 10x faster sampling (every 6 minutes), Real-time alerting for storms (via beams and LED lights), A Bluetooth-based mobile app to sync logs monthly. Offline chart rendering on a new 1.5" screen, and Longer operation time on the same power budget.

Your task is to trace the architectural evolution required to support these upgrades while respecting constraints of ultra-low budget, tight energy envelope, limited compute, and memory.

In your report:

- Highlight the memory and concurrency limitations of the original system. What fails if we just add features? Where do memory, timing, and energy break down?
- Propose a revised architecture. Will it use a processor class, cache structure (if any), and memory hierarchy. Propose changes like task scheduling, event-driven design, sleep buffers, or lower-resolution compression to meet goals.
- Estimate how much new feature (e.g., Bluetooth, Bluetooth sync) adds to RAM/Flash/energy demand. Suggest batching or deferred strategies to keep within 0.8 mAh day.
- Reflect on how gradual system growth can be anticipated with scalable architecture choices. How does thoughtful design avoid e-waste, support community resilience, and reduce need for expensive upgrades?

Expected Outcomes:

- Understand system design across time and feature growth
- Propose memory-aware and power-aware budget-energy constraints
- Apply concurrency and memory strategies economically
- Reflect on long-term sustainability through architectural foresight

Suggested Reading:

- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 1: Large and Fast: Exploiting Memory Hierarchy]
- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 4: Parallel Processors from Cluster to Cloud]

Question 16: Can a Self-Driving Car's Architecture Power a Home Robot?

A robotics company wants to repurpose a previously developed self-driving vehicle computer module for a new household cleaning robot. The vehicle module includes: Octa-core CPU, 4 MiB L2 cache, 16 GB LPDDR5 RAM, 2 TOPS AI accelerator, Dual 4K cameras, radar + LIDAR, 30 Volts SSD (1 TB), 160 W peak power draw, and it is used for 3D mapping, object recognition, path planning, and fusion.

For the home robot, goals are: Indoor SLAM (2D), person tracking and obstacle avoidance, dust mapping and room optimization, 10-hour battery life, <35W average consumption, local log storage and mobile app sync once a day.

In your report:

- Justify whether the original architecture. What architectural features (e.g., memory hierarchy, parallel task split) are overkill or unsuitable for the new robot? Which parts are reusable?
- Propose a downscaled architecture or reconfiguration for the home robot, with justification. Should it retain multicore? Is dedicated Can DRAM or SSD not be scaled down?
- Compare expected energy, memory, and latency performance before and after simplification. E.g., how much RAM is saved? Will the robot still map and person tracking? How would reducing cache or core count affect concurrency?
- What insights does this case offer about adapting high-performance systems for resource-limited applications? When is a redesign/simplification approach more appropriate than a direct downscaling of the original architecture?

Expected Outcomes:

- Critique architecture and repurposing of architectures
- Understand memory/performance/power tradeoffs across domains
- Justify simplification through numeric and qualitative reasoning
- Reflect on the ethics and value of reuse vs reinvention in computing

Suggested Reading:

- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 1: Large and Fast: Exploiting Memory Hierarchy]
- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 4: Parallel Processors from Cluster to Cloud]

Question 17: Memory and Parallelism Challenges in AI-Generated Fashion Mirrors

A design studio has small pop-up booths in malls where customers can "try on" algorithmically generated clothing styles using an AI fashion mirror. Each booth has:

- Quad-core RISC-V CPU, 2 MiB L2 cache, 8 GB LPDDR4 RAM, 8GB camera, Depth sensor, Video generative model, Local SSD(64 GB), passive cooling fan Each. The system performs low body segmentation + pattern detection, real-time generation of clothing overlays (2-3 sec), and optional local save of best outfit renderings (upon user tap).

Issues observed during pilot runs:

- Lag when users stroke quickly
- Generated clothing flickers when the system gets overloaded
- Overheating causes performance throttling
- SSD runs down abnormal growth in kiosks with user turnover

In your report:

- Diagnose how memory contention and task concurrency lead to delays and SSD stress
- Propose optimizations for cache partitioning, frame buffering, and deferred writes
- Estimate: Given 3 fully-frame, 120dB users, and 100 TB/Y SSD lifespan, how long before failure under the current design?
- Reflect on how architectural tuning supports sustainable, local AI as creative tech counters.

Expected Outcomes:

- Evaluate real-time edge AI under user-driven constraints
- Propose a memory hierarchy and concurrency improvements
- Justify sustainability through technical insight

Suggested Reading:

- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 1: Large and Fast: Exploiting Memory Hierarchy]
- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 4: Parallel Processors from Cluster to Cloud]

Question 18: Cache-Conscious Designs for Real-Time Molecular Simulation on Laptops

A bioinformatics research team is building a real-time protein folding visualizer for classrooms. The software runs on student laptops with specs: Intel Core i5, 4 cores, 3 MB L3 cache, 8 GB RAM, and performs:

- Real-time molecular dynamics (MD) simulation (position updates every 2 ms)
- Visualization of 3D protein structures
- Optional live export of structural states for later replay

The team observes:

- Simulation slows significantly after ~1000 atoms
- Frame jitter and UI lag appear during recording
- CPU utilization fluctuates despite parallel code (OpenMP)

In your report:

- Analyze how matrix-heavy workloads (e.g., force calculation and position updates) create cache contention with UI and export tasks
- Propose software techniques such as loop tiling, cache blocking, prefetching, or simulation-UI decoupling
- Estimate: Given that each atom needs 128 bytes/frame and matrix ops touch 20% of total atoms per update, would have data fits (or fails) within a 3 MB cache and what cache-aware techniques help?
- Reflect on how optimizing cache usage in educational or research tools reduces energy waste, extends laptop usability, or democratizes access to advanced simulations

Expected Outcomes:

- Apply memory hierarchy theory to real scientific code
- Learn software-level cache tuning (e.g., loop transformations)
- Quantify performance losses tied to cache size and layout
- Evaluate the sustainability of performance in resource-constrained environments

Suggested Reading:

- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 1: Large and Fast: Exploiting Memory Hierarchy]
- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 4: Parallel Processors from Cluster to Cloud]

Question 19: Evaluating Architecture Trade-offs Between Apple M1 and Intel i7 for Parallel Data Pipelines

A startup is building a lightweight media analytics tool that processes large batches of user-uploaded videos (e.g., face detection, tagging, and keyword detection). Two developers test the same pipeline on:

- MacBook Air (M1 chip):
  - 8 performance + 4 efficiency cores (big.LITTLE)
  - 16 MB shared L2 cache, 8MB system memory (8 GB LPDDR4X)
  - Unified memory architecture (UMA), Low power consumption
- Windows laptop (Intel Core i7-1165G7):
  - 4 identical cores, 2.8 MB L3 cache, 8 MB L2 total
  - 8 GB DDR4 RAM (non-unified), discrete GPU
  - Moderate memory bandwidth (~21 GB/s), higher power draw

They run the same Python-based pipeline (using multiprocessing for parallel threads), store temporary frames usage in memory, and write CSV + compressed previews to disk.

Surprisingly, the M1 returns is faster and cooler, but occasionally stutters. The Intel system is consistent, but draws more power and throttles under sustained load.

In your report:

- Analyze architectural differences: unified vs discrete memory, cache layout, core design, bandwidth
- Explain why M1 performs well in some areas but struggles with multiple
- Suggest optimizations tailored to each system, e.g., batching, thread pinning, memory reuse
- Reflect on how these trade-offs matter for sustainable, portable software in data-heavy applications

Expected Outcomes:

- Compare two mainstream CPU architectures in depth
- Link memory hierarchy and cache layout to software behavior
- Propose design or tuning strategies based on hardware limits
- Reflect on energy performance tradeoffs in cross-platform development

Suggested Reading:

- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 1: Large and Fast: Exploiting Memory Hierarchy]
- Patterson & Hennessy — Computer Organization and Design: RISC-V Edition [Chapter 4: Parallel Processors from Cluster to Cloud]

Question 20: Preserving Interactive Digital Art with Architecture-Conscious Edge Devices

A startup is building an interactive large-scale, immersive installations that react to motion, sound, and touch. To preserve them for future generations, curators install edge-based capture and behavior logging units that record:

- Record audience interactions (motion sensors + microphones)
- Log system behavior (CPU load, memory usage, frame rates)
- Store session data locally (no cloud allowed)
- Operate silently with no visual disruption (no fans or lights)
- Run continuously for 8-10 hours daily

Hardware includes: Quad-core low-power ARM SoC @ 1.4 GHz, 512 KB L2 cache, 2 GB LPDDR3 RAM, 64 GB eMMC storage, passive cooling, 3.5 GB SSD, no external connectivity during station time.

After 2 months:

- Some screens begin skipping input events
- SSD access becomes erratic due to metadata logging
- Memory usage increases steadily, requiring manual reboots

In your report:

- Analyze why architectural oversights (cache overflow, memory leakage, I/O jitter) hurt real-time behaviour logging
- Propose redesign like: prioritized memory zones, log coalescing, real-time-safe memory allocation, and SSD wear leveling
- Estimate: If sample event = 2 KB and logs occur every 0.5 seconds per user, with 100 users/day, how long until memory saturation? How can batching and caching extend uptime?
- Reflect on how careful architectural planning protects fragile digital heritage and reduces maintenance needs in cultural spaces

Expected Outcomes:

- Apply architectural concepts in a preservation-focused context
- Design systems mindful of physical and temporal constraints
- Use quantitative modeling to justify reliability improvements
- Reflect on sustainability and cultural responsibility in computing